HD64F3052BF25V

MCU, Interrupt priority registers, integrate system supporting

Rated 5 Rating 5 | reviews | Write a review

Price:: US $10.00~12.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $10.00~12.00

PartNumber:: HD64F3052BF25V

Brand:: Renesas Technology Corp - Renesas | Pack: QFP | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. Max Lee's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-04-29

From Other Seller

Part Number:HD64F3052BF25V
US $10.00 - 12.00
HEF4093BT

US $0.15 - 1.20 / Piece
(0) Remove
LM285M-2.5

US $0.16 - 0.25 / Piece
(0) Remove
Quantity:

piece

Product Summary

The HD64F3052BF25V is a microcontroller (MCU) that integrate system supporting functions together with an HD64F3052BF25V core having an original Renesas Technology architecture.

Parametrics

Absolute maximum ratings: (1)Power supply voltage: -0.3 to +7.0 V; (2)Programming voltage: -0.3 to VCC + 0.3 V; (3)Input voltage (except for port 7): -0.3 to VCC + 0.3 V; (4)Input voltage (port 7): -0.3 to AVCC + 0.3 V; (5)Reference voltage: -0.3 to AVCC + 0.3 V; (6)Analog power supply voltage: -0.3 to +7.0 V; (7)Analog input voltage: -0.3 to AVCC + 0.3 V; (8)Operating temperature: -20 to +75* ℃; (9)Storage temperature: -55 to +125 ℃.

Features

Features: (1)Interrupt priority registers (IPRs) for setting interrupt priorities Interrupts other than NMI can be assigned to two priority levels on a source-by-source or module-by-module basis in interrupt priority registers A and B (IPRA and IPRB); (2)Three-level masking by the I and UI bits in the CPU condition code register (CCR); (3)Independent vector addresses: All interrupts are independently vectored; the interrupt service routine does not have to identify the interrupt source; (4)Seven external interrupt pins: NMI has the highest priority and is always accepted; either the rising or falling edge can be selected. For each of IRQ0 to IRQ5, falling edge or level sensing can be selected independently.